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Efficient Automatic Resolution of Encoding Conflicts
Using STG Unfoldings
Victor Khomenko
Abstract—Synthesis of asynchronous circuits from signal tran-
sition graphs (STGs) involves resolution of state encoding conflicts
by means of refining the STG specification. In this paper, a fully au-
tomatic technique for resolving such conflicts by means of insertion
of new signals and concurrency reduction is proposed. It is based
on conflict cores, i.e., sets of transitions causing encoding conflicts,
which are represented at the level of finite and complete unfolding
prefixes, and a SAT solver is used to find where in the STG the tran-
sitions of new signals should be inserted and to check the validity
of concurrency reductions. The experimental results show signifi-
cant improvements over the state space based approach in terms of
runtime and memory consumption, as well as some improvements
in the quality of the resulting circuits.
Index Terms—Asynchronous circuits, concurrency reduction,
encoding conflicts, logic synthesis, Petri net unfoldings, signal
transition graph (STG).
I. INTRODUCTION
A SYNCHRONOUS circuits are a promising type of dig-ital circuits. They have lower power consumption and
electro-magnetic emission, no problems with clock skew and
related subtle issues, and are fundamentally more tolerant of
voltage, temperature and manufacturing process variations [1].
The International Technology Roadmap for Semiconductors re-
port on Design [2] predicts that 22% of the designs will be driven
by handshake clocking (i.e., asynchronous) in 2013, and this
percentage will rise up to 40% in 2020.
PETRIFY [1] is one of the commonly used tools for synthesis
of asynchronous circuits. As a specification it accepts a Signal
Transition Graph (STG) [3], [4]—a class of interpreted Petri
nets in which transitions are labeled with the rising and falling
edges of circuit signals. For synthesis, PETRIFY employs the
state space of the STG, and so it suffers from the combinatorial
state space explosion problem. That is, even a relatively small
system specification can (and often does) yield a very large
state space. This puts practical bounds on the size of control
circuits that can be synthesised using such techniques, which
are often restrictive, especially if the specification is not con-
structed manually by a designer but rather generated automati-
cally from high-level hardware descriptions. (For example, de-
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signing a control circuit with more than 20–30 signals with
PETRIFY is often impossible.) Hence, this approach does not
scale. Moreover, PETRIFY cannot guarantee a solution which can
be mapped to the target gate library.
One way to cope with the state space explosion problem is to
use syntax-directed translation of the specification to a circuit,
avoiding thus building the state space. This is essentially the
idea behind BALSA [5] and TANGRAM [6]. This technique, al-
though computationally efficient, often yields circuits with large
area and performance overheads compared with synchronous
counterparts. This is because the resulting circuits are highly
over-encoded, i.e., they contain many unnecessary state-holding
elements.
For asynchronous circuits to be competitive, one has
somehow to combine the advantages of logic synthesis (high
quality of circuits) and syntax-directed translation (guarantee
of a solution, efficiency) while compensating for their disad-
vantages. A natural way of doing this is to apply logic synthesis
to the control path extracted from, e.g., a BALSA specification.
This control path can be partitioned into smaller clusters which
can be handled by logic synthesis, and the clusters on which
it fails (because of either inability to find a solution in the
target gate library or exceeding memory or time constraints)
are implemented using the syntax-directed translation. The
experiments conducted in [7] showed that such a combined
approach can halve the area of control path and improve its
latency, compared with the traditional syntax-directed transla-
tion, as long as clusters which can be confidently handled by
logic synthesis are sufficiently large.
Arguably, one of the most difficult tasks in logic synthesis
is resolution of Complete State Coding (CSC) conflicts, arising
when semantically different (i.e., enabling different sets of out-
puts) reachable states of an STG have the same encoding, i.e.,
the binary vector representing the value of all the signals in
a given state, as illustrated in Fig. 1(a) and (b). To resolve a
CSC conflict, new internal signals helping to distinguish be-
tween these states must be inserted into the specification in such
a way that its ‘external’ behavior does not change. (Intuitively,
insertion of a signal elongates the encoding, introducing thus
additional memory into the circuit, helping to trace the current
state.) The area and latency of the resulting circuit depend to a
large extent on the way the new signals were inserted.
The design flow advocated in [7] is as follows. Given a
(potentially large) STG, the CSC conflicts are resolved using
an integer linear programming (ILP) technique to approximate
the state space of an STG. Then the resulting STG (free from
CSC conflicts) is decomposed into smaller components in such
a way that they are also free from CSC conflicts, as described
1063-8210/$25.00 © 2009 IEEE
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Fig. 1. STG modeling the read cycle of the VME bus controller (a), its state
graph showing a CSC conflict between the states  and  (b), and its un-
folding prefix showing the conflict core corresponding to this CSC conflict and
a way to resolve it by insertion of a new internal signal csc (c).
in [8]. (Typically, each component is responsible for pro-
ducing a single signal.) Then these components are synthesised
one-by-one using PETRIFY. This approach can handle much
larger specifications than PETRIFY alone, but its scalability is
still limited since ILP is an NP-complete problem. For example,
[7] reports that for the ART(20,9) benchmark with 436 places,
398 transitions and 199 signals it took over an hour to resolve
CSC conflicts with area optimization, and over two hours
with delay optimization. Moreover, an ILP approximation of
the state space may work poorly for some STGs, e.g., those
containing self-loops (i.e., pairs of arcs , going in
opposite directions).
In this paper, we follow a more scalable approach, which
avoids performing expensive operations (such as resolving CSC
conflicts) on the original STG. It works by proceeding with
decomposition immediately, without resolving CSC conflicts.
Hence, the resulting components, unlike ones in the technique
described above, are not free from CSC conflicts. If a compo-
nent has a CSC conflict, it can happen due to one of the fol-
lowing two reasons: (i) this conflict was present already in the
original STG; or (ii) this conflict was introduced because some
of the signals preventing it in the original STG are not present
in the component. The technique described in [9] allows one to
check which of these two reasons applies, and in case (ii) to find
signals which need to be added to the component to prevent such
CSC conflicts. Finally, the remaining CSC conflicts are resolved
in each component, and the resulting STGs are synthesised.
Although this approach is quite scalable, it can be successful
only if resolution of CSC conflicts and logic synthesis can be
efficiently performed for all components, since a failure to syn-
thesise even one of them means that the whole STG is not syn-
thesised. In particular, PETRIFY may be inadequate for this task
because of its rather restrictive limitations on the size of compo-
nents. A more promising approach is to employ STG unfolding
prefixes [10]–[12].
A finite and complete unfolding prefix of an STG is a finite
acyclic net which implicitly represents all the reachable states
of this STG together with transitions enabled at those states. In-
tuitively, it can be obtained through unfolding the STG, by suc-
cessive firing of transitions, under the following assumptions:
(i) for each new firing a fresh transition (called an event) is gen-
erated; (ii) for each newly produced token a fresh place (called
a condition) is generated.
Due to its structural properties (such as acyclicity), the reach-
able states of an STG can be represented using configurations
of its unfolding. A configuration is a finite downward-closed
set of events (being downward-closed means that if and
is a causal predecessor of then ) without choices
(i.e., for all distinct events , , there is no condition
in the unfolding such that the arcs and are in the
unfolding). Intuitively, a configuration is a partially ordered ex-
ecution, i.e., an execution where the order of firing of some of its
events (viz. concurrent ones) is not important. We will denote by
the local configuration of an event , i.e., the smallest (w.r.t.
) configuration containing (it is comprised of and its causal
predecessors).
The unfolding is infinite whenever the original STG has an in-
finite run; however, if the STG has finitely many reachable states
then the unfolding eventually starts to repeat itself and can be
truncated (by identifying a set of cut-off events) without loss of
information, yielding a finite and complete prefix. Intuitively,
an event can be declared cut-off if the already built part of
the prefix contains a configuration (called the corresponding
configuration of ) such that its final marking and encoding co-
incide with those of [13] and is smaller than w.r.t.
some well-founded partial order on the configurations of the un-
folding, called an adequate order [10]. Fig. 1(c) shows a finite
and complete unfolding prefix of the STG shown in Fig. 1(a);
the only cut-off event is depicted as a double box, and its corre-
sponding configuration is .
Efficient algorithms exist for building such prefixes [10],
[11], which ensure that the number of non-cut-off events in a
complete prefix can never exceed the number of reachable states
of the STG. Moreover, complete prefixes are often exponen-
tially smaller than the corresponding state graphs, especially for
highly concurrent STGs, because they represent concurrency
directly rather than by multidimensional “diamonds” as it is
done in state graphs. For example, if the original STG consists
of 100 transitions which can fire once in parallel, the state
graph will be a 100-dimensional hypercube with vertices,
whereas the complete prefix will coincide with the net itself.
Since practical STGs usually exhibit a lot of concurrency, but
have rather few choice points, their unfolding prefixes are often
exponentially smaller than the corresponding state graphs; in
fact, in many of the experiments conducted in [14] they are
just slightly bigger than the original STGs themselves. Thus,
unfolding prefixes are well-suited for alleviating the state space
explosion.
In [14] the unfolding technique was applied to detection of
CSC conflicts between reachable states of an STG. Moreover, in
[15] the problem of complex-gate logic synthesis from an STG
free from CSC conflicts was solved. The experiments in [14],
[15] showed that unfolding-based approach can handle much
bigger STGs then PETRIFY.
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The visualization method presented in [16] is aimed at facil-
itating a manual refinement of an STG with CSC conflicts, and
works on the level of unfolding prefixes. In order to avoid the ex-
plicit enumeration of CSC conflicts, they are visualized as cores,
i.e., sets of transitions “causing” one or more of them. (A core
can be computed as the symmetric set difference of two config-
urations whose final states are in CSC conflict.) All such cores
must eventually be eliminated, e.g., by adding new internal sig-
nals that resolve the CSC conflicts, to yield an STG satisfying
the CSC property. This approach is illustrated in Fig. 1(c). One
can see that the encodings at the beginning and at the end of the
core are the same. This suggests that a core can be eliminated by
the introduction of a new signal, csc, in such a way that one of
its transitions is inserted into the core, as this would violate the
stated property. Note that at least two transitions, viz. the falling
and the rising edges of the signal, have to be inserted into the
STG in order to preserve the consistency [1], [3]—a necessary
condition for implementability of an STG as a circuit, ensuring
that all the state encodings are binary; in particular, for every
signal , the following two properties must hold: (i) in all exe-
cutions of the STG, the first occurrence of a transition of has
the same sign (either rising of falling); (ii) the rising and falling
transitions of alternate in every execution. In this example, the
new transitions were inserted concurrently to existing ones in
order to minimize the latency of the circuit. After transferring
them into the STG, no more CSC conflicts remain in it, and so
one can proceed with logic synthesis. (Other ways of inserting
a signal in this example are also possible—see Section V.)
The semi-automatic approach of [16] is only feasible for syn-
thesis of small “handcrafted” blocks. In this paper, we present
a technique which is also based on cores in the STG unfolding
prefix, but is fully automatic and can handle much larger STGs
than PETRIFY, while delivering high-quality circuits. Together
with [14], [15], [17], it essentially completes the design cycle for
synthesis of asynchronous circuits from STGs that does not in-
volve building reachability graphs at any stage and yet is a fully
fledged logic synthesis. The conducted experiments show that
the proposed method has significant advantage both in memory
consumption and in runtime compared with the existing state
space based methods, while delivering somewhat better circuits
compared with those produced PETRIFY and the ILP method of
[7]. Combined with the decomposition approach of [9], this de-
sign cycle can be applied for control re-synthesis of BALSA or
TANGRAM specifications as described above.
This is the full version of the conference paper [18], with an
additional contribution describing resolution of encoding con-
flicts using concurrency-reduction (Section VI).
II. TRANSFORMATIONS
In this paper, we are primarily interested in SB-preserving
transition insertions, i.e., ones preserving safeness and behavior
of the STG (in the sense that the original and the transformed
STGs are weakly bisimilar, provided that the newly inserted
transitions are considered silent). Below we describe several
kinds of transition insertions, which will be used for CSC con-
flict resolution, and the algorithms presented in [17] allow one
to check their validity.
We assume that the original STG is input-proper, i.e., no
transition of an internal signal can trigger a transition of an
input signal (as this is not implementable in a speed-indepen-
dent way). All the transformations used for resolution of en-
coding conflicts in this paper preserve this property.
Building an unfolding prefix of an STG can be a time-con-
suming operation. However, in most practical cases the
approach described in [17] allows one to avoid a potentially
expensive re-unfolding after each transition insertion, by
performing local modifications in the existing prefix instead.
Moreover, it yields a prefix similar to the original one, which
is advantageous for visualisation and allows one to transfer
some information (e.g., the yet unresolved CSC cores) from the
original prefix to the modified one.
Sequential Pre-Insertion: A sequential pre-insertion is essen-
tially a generalized transition splitting, and is defined as follows.
Given a transition and a set of places , the sequential
pre-insertion is the transformation inserting a new transition
(with an additional place) “splitting off” the places in from
. The following picture illustrates the sequential pre-insertion
.
One can easily show that sequential pre-insertions always
preserve safeness and traces (i.e., firing sequences with the silent
transitions removed). However, in general, the behavior is not
preserved, and so a sequential pre-insertion is not guaranteed
to be SB-preserving (in fact, it can introduce deadlocks) [17].
Given an unfolding prefix, it is quite easy to check whether a
pre-insertion is SB-preserving [17].
If a sequential pre-insertion is applied to an STG, the in-
serted transition should not ‘delay’ an input (as this would im-
pose a constraint on the environment which was not present in
the original specification), and so must be a non-input transi-
tion. Moreover, one should take care that the output-persistency
(i.e., the property that an enabled output cannot be disabled by
another transition) is not violated; [17] presents an algorithm
for checking that the newly inserted transition is not in a dy-
namic choice relation with any other transition, which ensures
output-persistency preservation.
Sequential Post-Insertion: Similarly to sequential pre-inser-
tion, sequential post-insertion is also a generalization of transi-
tion splitting, and is defined as follows. Given a transition and
a set of places , the sequential post-insertion is the
transformation inserting a new transition (with an additional
place) “splitting off” the places in from . The following pic-
ture illustrates the sequential post-insertion .
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One can easily show that sequential post-insertions are al-
ways SB-preserving, and, when applied to an STG, preserve
output-persistency. However, one still has to ensure that the in-
serted transition does not ‘delay’ any input transitions.
Concurrent Insertion: Concurrent transition insertion can be
advantageous for performance, since the inserted transition can
fire in parallel with the existing ones. It is defined as follows.
Given two distinct transitions, and ”, and an , the
concurrent insertion is the transformation inserting a
new transition (with a couple of additional places) between
and , and putting tokens in the place in its preset. We
will write instead of and instead
of . The following picture illustrates the concurrent
insertion (note that the token in is needed to prevent
a deadlock).
In general, concurrent insertions preserve neither safeness nor
behavior. In [17], an efficient test whether a concurrent inser-
tion is SB-preserving, working on an unfolding prefix, has been
developed.
If a concurrent insertion is applied to the STG,
the output-persistency is guaranteed to be preserved, but the in-
serted transition should not “delay” an input, and so must be
a non-input transition.
Equivalent Transformations: It can happen that a sequential
post-insertion yields essentially the same net as a sequential
pre-insertion , where ; in particular, this happens
if and for all .
In such a case there is no reason to distinguish between these
two transformations, e.g., one can convert a post-insertion into
an equivalent pre-insertion whenever possible. Moreover, since
post-insertions are always SB-preserving, there is no need to
check the validity of the resulting transformation.
Commutative Transformations: A pair of transformations
commute if the result of their application does not depend on
the order they are applied. (Note that a transformation can
become ill-defined after applying another transformation, e.g.,
becomes ill-defined after applying .) One can
observe that:
• a concurrent insertion always commutes with any transi-
tion insertion;
• a sequential pre-insertion and a sequential post-insertion
always commute;
• two sequential pre-insertions and commute iff
or ;
• two sequential post-insertions and commute iff
or .
It is important to note that an SB-preserving transition
insertion remains SB-preserving if another commuting SB-pre-
serving transition insertion is applied first. Hence transforma-
tions whose validity has been checked can be cached, and after
some transformation has been applied, the non-commuting
transformations are removed from the cache and the new
transformations that became possible in the modified STG are
computed, checked for validity and added to the cache. (In par-
ticular, in the proposed CSC conflict resolution procedure, there
is no need to check the validity of a particular transformation if
it was checked in a preceding iteration.)
A composite transition insertion is a transformation defined
as the composition of several pairwise commutative transition
insertions. Clearly, if a composite transition insertion consists
of SB-preserving transition insertions then it is SB-preserving,
i.e., one can freely combine SB-preserving transition inser-
tions, as long as they are pairwise commutative. This property
is useful for conflict resolution: typically, several transitions of
a new internal signal have to be inserted in each iteration of the
algorithm, in order to preserve the consistency of the STG. For
example, in Fig. 1(c) a composite transformation comprising
two commuting SB-preserving concurrent insertions (adding
the new transitions and ) has been applied in order
to resolve the CSC conflict while preserving the consistency of
the STG. (Note that the transformation is applied to the STG,
and then is reflected in the prefix, without re-unfolding.)
III. RESOLUTION OF CSC CONFLICTS
On each iteration of the proposed CSC conflict resolution
procedure, a consistency-preserving composite insertion re-
solving some of the conflict cores is chosen.
Given a finite and complete prefix of the STG unfolding, one
can compute a set of valid (i.e., SB-preserving, output-per-
sistency-preserving, not delaying an input, etc.) insertions
as described in the previous section. (There is only a poly-
nomial in the size of the STG number of such insertions if
is bounded by a constant, as the number
of sequential insertions is then linear in the number of STG’s
transitions, since for each the number of insertions of the
form or is bounded by a constant, and the number
of concurrent insertions is quadratic in the number of STG’s
transitions.) Then we formulate a SAT problem as follows.
For each insertion we create a Boolean variable, also
denoted by , indicating whether . The constraints below
ensure that for any satisfying assignment of a SAT instance
to be built, the corresponding composite insertion (obtained
by taking the insertions whose corresponding variables are as-
signed 1) is valid (i.e., that it preserves the consistency of the
STG, the chosen individual insertions commute, are not in the
choice relation, and cannot trigger one another) and that some
of the conflict cores are resolved (i.e., some progress is made).
This SAT instance will be the conjunction of the constraints de-
scribed below.
A. Constraint
Two signal insertions, and ’, are called mutually exclusive
if they are non-commuting, or the inserted transitions are either
concurrent or in the choice relation or can trigger one another.
All these conditions can be checked statically on the prefix
(i.e., they are not encoded as a part of the Boolean formula), and
one can build an undirected graph representing the “mutually
exclusive” relation on . Then, for every edge of , the
KHOMENKO: EFFICIENT AUTOMATIC RESOLUTION OF ENCODING CONFLICTS 859
transformations and must not be used together, which is
expressed by the constraint:
The size of this constraint can be quadratic in . A smaller
translation can be obtained by heuristically covering the edges
of by minimum number of cliques (using, e.g., the heuristic
algorithm described in [20]), trying also to minimize the sizes of
individual cliques, and generating the constraint
for each clique . A linear in translation of this pseudo-
Boolean constraint into a Boolean formula is possible by intro-
ducing auxiliary variables [21], [22].
B. Sign Alternation Constraint
The chosen SAT encoding does not carry any information
concerning the signs (“ ” or “ ”) of the inserted transitions.
This is motivated by the desire to reduce the number of vari-
ables in the corresponding SAT instance by exploiting the fol-
lowing symmetry: it is always possible to flip the signs of all
the transitions corresponding to a given internal signal without
affecting the correctness (consistency, output-persistency, etc.)
of the STG. However, one still has to ensure that consistent as-
signment of signs to each signal insertion within the composite
signal insertion is possible; given such a composite insertion,
one can statically compute the assignment using a prefix, by ar-
bitrarily choosing the initial value (0 or 1) of the newly inserted
signal. Hence, without loss of generality, one can assume that
this value is 0 (it can be easily changed to 1 by flipping the signs
of all the transitions corresponding to the newly inserted signal
after the CSC conflict resolution process is completed).
In part, this condition is ensured by the constraint,
which guarantees that the instances of the newly inserted sig-
nals are not concurrent, and so within any configuration they
are totally ordered w.r.t. the causality relation. The purpose of
the sign alternation constraint is to ensure that the signs of
the instances of the newly inserted signal alternate in each con-
figuration of the prefix.
Given a configuration of the prefix and a composite inser-
tion , we denote by the encoding of the newly in-
serted signal at the final state of . (Recall that we assume that
the initial value of this signal is 0, i.e., .)
Let be the instances of in the prefix, i.e., the -la-
beled events which would be added to the prefix if the insertion
is applied to the STG. (They can be computed statically on the
prefix [17].) We extend the usual notation for presets and post-
sets to transformation instances; but note that, depending on the
type of insertion, or (or both) may be not in the prefix
(until the transformation is applied). However, the events in
are in the prefix even before the transformation is applied.
For a configuration , let be the number of instances
of which would be inserted by the transformation into ; it
can be computed statically as follows:
if
if
if
where denotes the number of -labeled events in , and
if can be extended by some instance of and
otherwise (i.e., the “hanging” instance of a sequential post-
insertion is not counted, as it is not inside the configuration).
Assuming that the instances of the new signal within can be
assigned signs in a consistent way, can be expressed
as follows:
(An auxiliary Boolean variable, also denoted , to-
gether with the above constraint defining its value, is introduced
in the SAT instance being built if appears in the for-
mulas below.) The sign alternation constraint needs to en-
sure that if then all its instances can be as-
signed the same sign in a consistent way, i.e., that the values
of are the same, where
denotes the minimal (w.r.t. ) configuration containing all the
events in . This can be accomplished, for each , by the
following constraint:
where
Since for a given , all insertions of the form either and
or have the same , the sign alter-
nation constraints for a group of such insertions can be com-
bined as follows:
Note that the constraint is defined via for
all instances of all the insertions , and the definition of
assumes that the instances of the new signal within
can be assigned signs in a consistent way, i.e., they are not
concurrent (which is ensured by ) and their signs al-
ternate, which has to be ensured by . This mutual depen-
dency of and does not cause problems, though,
due to the following inductive argument. Suppose is incor-
rect for some configuration of the prefix. Since is
computed correctly whenever is correct on , and due to
no two instances of the new signal can be concurrent,
must be incorrect already for the configuration
for some instance of . Since is a well-founded
order and is correct for the empty configuration, we have
a contradiction.
C. Constraint
The sign alternation constraint ensures that the signs of in-
stances of the newly inserted signal will alternate in any con-
figuration of the prefix. However, to guarantee consistency, one
still has to add a constraint ensuring that this is also
the case for the configurations of the full unfolding beyond the
cut-off events of the prefix. For this, it is enough to ensure for
each cut-off event that after is applied, the value of the newly
inserted signal is the same in the final states of and its cut-off
corresponding configuration.
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One may be tempted to express this constraint as
for each cut-off event with a corresponding configuration .
However, it does not take into account the following subtlety.
It can happen that some instance of a post-insertion
is such that can be extended by . The definition of
does not take into account (since will not be in after the
transformation is applied), even though it may become a part
of the corresponding configuration of after is applied. To
capture this, a post-insertion is called -mismatching if
some instance of is such that can be extended by and
cannot be extended by . Now such additional instances of
post-insertions can be taken into account as follows:
for each cut-off event with a corresponding configuration ,
where is the set of -mismatching post-insertions.
As an optimization, this constraint can be represented as
and -sums can be optimized, as described at the end of this
section. Alternatively, one can observe that if two post-inser-
tions are commutative and non-concurrent then no configura-
tion can be extended by both of them. Hence, at most one of
the variables in can be assigned 1, i.e., one can re-
place this sub-expression by . This can improve the
runtime of SAT solver and shorten the formula, and the -sums
can still be optimized for .
D. Constraint
To ensure progress, a constraint conveying that at least one
of the conflict cores is resolved, is added. Let be a core. A
signal insertion is called hanging w.r.t. if, after it is applied,
some of its instances directly precedes or succeeds . A com-
posite transition insertion is hanging w.r.t. if some is
hanging w.r.t. .
One can observe that if is hanging w.r.t. then is not
resolved by . In the transformed prefix, this core will resur-
face as a core , as one can always ensure that the encodings
at the beginning and at the end of coincide by adding, if
needed, a hanging instance of to the core. is resolved
by a composite signal insertion if an odd number of signal
instances is inserted into it, and none of the inserted signal in-
stances is hanging w.r.t. . By introducing new auxiliary vari-
ables and for each core , the con-
straint is defined as follows:
where is the set of hanging w.r.t. transition insertions.
E. Computation of -Sums
One can notice that the constructed formulas contain many
-sums over the same set of variables . There is typically a lot
of sharing between them, and so these sums can be optimized
by computing common sub-sums only once.
The problem can be abstractly formulated as follows. Given
-sums over the variables , build a small acyclic
Boolean circuit1 with inputs and outputs computing these
-sums. (Such a circuit can then be converted into a Boolean
formula in the conjunctive normal form, whose size is linear in
the size of the circuit.)
This problem can be solved in a number of ways. The
method described in [21, Ch. 4.7], [23] divides the variables
into groups of variables each, computes all the
possible sums in each group, and forms the circuit from these
sums. For this, at most binary -gates are needed.
In the actual implementation, a method based on preset trees
[11, Ch. 4] was used. Experiments show that it works quite well
in practice.
F. Cost Function
On each iteration of the method, a heuristic cost function is
used to guide the search toward “good” solutions with small
area and/or performance overhead. The constructed SAT in-
stance is solved several times, with constraints on the value of
the cost function appended to the formula, so that a solution min-
imizing the value of the cost function is eventually computed.
(The process resembles a binary search on the value of the cost
function.) The cost function we used is a weighted sum of the
following components:
• the estimated number of unresolved CSC cores;
• the estimated number of unresolved Universal State
Coding (USC) cores, i.e., cores corresponding to different
states which have the same encoding (though USC cores
which are not CSC cores are not harmful, they can turn
into CSC cores once new signals are added);
• the estimated delay introduced by the insertion;
• the total number of syntactic triggers of all output and in-
ternal signals;
• the number of inserted transitions of a signal;
• the number of input signals which are not “locked”2 with
the newly inserted signal;
• the number of output and internal signals which are not
“locked” with the newly inserted signal.
The user can choose the relative weights of the components
of the cost function to guide the resolution process toward solu-
tions with the desired area/latency tradeoff. More details can be
found in the technical report [19].
IV. COMPARISON WITH OTHER TECHNIQUES
In this section, the proposed technique for resolving CSC con-
flicts is compared with two other techniques: the one imple-
1 This Boolean circuit is an abstract construction needed for building a part of
the SAT instance, and should not be confused with the circuit being synthesised
from the STG.
2Two signals are in the ‘lock’ relation [24] if their instances (i) cannot be
concurrent, and (ii) alternate in every execution sequence. “Locking” the newly
inserted signal with as many other signals as possible is a good heuristics for
area optimization [7].
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mented in PETRIFY [1] and employing the state graphs, and the
Integer Linear Programming (ILP) technique of [7].
PETRIFY’s approach is well-documented in [1]. It works with
state graphs, and thus does not scale. However, for small spec-
ifications it typically yields quite good solutions. Moreover, it
has some additional capabilities which neither the ILP approach
of [7] nor the proposed method have, viz. it can restructure the
specification using net synthesis from the state graph. However,
in practice the scalability is usually much more desirable than
the ability to do restructuring (as it is useful only in very special
cases).
The approach described in [7] works in a very different
way. Instead of exact computation of the state space, it uses an
approximate technique based on Integer Linear Programming
(ILP). Briefly, this approach takes as an input a lasso-shaped
CSC violation trace starting from the initial state and such that
the two states, say, and , in CSC conflict are positioned on
the loop of the lasso. Then it tries to insert a set of new transi-
tions (obtained by splitting existing transitions) corresponding
to a new signal into the STG, in such a way that the STG
remains consistent and the numbers of such transitions on the
parts of the loop between and , as well as between and
, are odd (i.e., the CSC conflict is resolved). For this, an ILP
problem is formulated, whose solution gives a set of transitions
which should be split (an elegant sufficient condition for the
consistency of the resulting STG based on a place redundancy
test is employed). Moreover, a heuristic cost function is used to
guide the search toward solutions corresponding to circuits with
either small area or small latency. This procedure is iterated
until all the CSC conflicts are resolved.
The approach presented in this paper was inspired by that in
[7], but it has a number of important differences. It iteratively
inserts new internal signals into the specification until no CSC
conflicts remain. On each iteration, it tries to eliminate some of
the CSC conflict cores in the unfolding prefix [16] by insertion
of new signals, guided by a heuristic cost function. The tech-
nique described in [17] is used to avoid re-unfolding the speci-
fication after each iteration, and to transfer the unresolved con-
flict cores from iteration to iteration. The main differences from
[7] are as follows.
• We use STG unfolding prefixes rather than STGs. This al-
lows for an exact test of consistency where [7] used an ap-
proximate one, based on redundancy of places.
• We use a SAT rather than ILP solver. Besides, the SAT en-
coding of the problem is based on entirely different ideas.
• Unlike [7], the proposed method does not require a lasso-
shaped CSC violation trace (in general, it is not always pos-
sible to find such a trace even if there are CSC conflicts),
and uses a set of encoding conflict cores instead.
• Using unfoldings allows for efficient computation of vio-
lation traces using the technique described in [14]. In con-
trast, for methods working on the STG level, like that in
[7], this is only possible for some restricted net classes,
such as marked graphs or live and safe free-choice nets.
Intuitively, the problem of checking whether a given safe
STG has CSC conflicts is PSPACE-complete [25, Proposi-
tion 5.1], while ILP is in NP, so the knowledge of a Parikh
vector of the violation trace (i.e., a vector of non-nega-
tive numbers representing the number of times each tran-
sition fired in a given execution; it is typically returned by
TABLE I
COMPOSITE TRANSITION INSERTIONS RESOLVING THE CSC
CONFLICT SHOWN IN FIG. 1
ILP methods [26]) does not help much—the reachability
problem remains PSPACE-complete even if such a Parikh
vector is provided as a part of the input. In principle, [7]
could also use, e.g., the unfolding based technique of [14]
for computing violation traces, but this would, to some de-
gree, defeat the rationale of their approach, since an un-
folding prefix of the STG has to be built for this—but then
it would be natural to employ it for conflict resolution as
well.
The actual approach used in [7] for computing a CSC vio-
lation trace works as follows [27] (unfortunately, this ques-
tion was not addressed in [7]). The problem of CSC conflict
detection is formulated as an ILP problem, which, if in-
feasible, guarantees that STG has no CSC conflicts. Other-
wise, a Parikh vector of a CSC violation trace is computed,
and an attempt is made to restore a trace from this Parikh
vector by firing one-by-one the transitions corresponding
to its non-zero components (the corresponding component
of the Parikh vector is decremented after each firing). If
at some point none of such transitions is enabled, one of
them is anyway chosen and fired (leading to a “negative”
marking). The process stops when all the components of
the vector become zero.
One can see that a violation trace is produced (and then re-
solved by insertion of new signals) even if the computed
solution of the ILP problem is spurious (i.e., the corre-
sponding CSC conflict states are unreachable). Moreover,
the produced violation trace can be spurious (i.e., passing
via negative markings) even if there is a real execution
corresponding to the computed Parikh vector. Hence, the
method of [7] can sometimes insert redundant signals re-
solving “spurious” CSC conflicts.
• The transformations used in [7] were limited to simple
transition splitting. The proposed approach allows one to
use a much wider class of transformations; in particular,
concurrent insertion and insertions splitting off just a part
of a transition’s preset or postset are possible.
• The proposed method takes into account multiple conflict
cores, whereas the ILP approach considers only a single
(perhaps, spurious) violation trace. In particular, this makes
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it possible to choose insertions which resolve many cores
with one signal, reducing thus the total number of inserted
signals and allowing for quicker progress—see the 8-way
sequencer case study in Section V.
• Though the proposed approach is fully automatic, it in-
herits the visualisation possibilities described in [16],
which may be useful for interaction with the user.
The described advantages come at the price of increasing the
runtime compared with the method of [7]. However, the pro-
posed method is much faster then PETRIFY and can handle quite
large specifications. As it is intended for use in conjunction with
the decomposition approach of [9], it fits well with practical ap-
plications such as control re-synthesis.
V. CASE STUDIES AND EXPERIMENTAL RESULTS
The CSC conflict resolution method described in this paper
has been implemented in the MPSAT tool. In this section we
present a number of case studies demonstrating some interesting
features of the proposed approach, as well as the results of run-
ning it on a number of benchmarks. To solve the arising SAT
instances, the MINISAT2 solver3 has been used. All the experi-
ments were conducted on a PC with a IV/3.4 GHz
processor and 2 Gb RAM.
A. VME Bus Controller.
The specification of the read cycle of VME bus controller is
shown in Fig. 1. Although it is a very small benchmark con-
taining a single conflict core, MPSAT was able to find 17 pos-
sible ways to resolve it, listed in Table I. This shows that the
proposed method explores a fairly large design space, including
quite an unintuitive solution 17 with two set and two reset tran-
sitions, which resolves the core by inserting three transitions of
csc into it. Many of these solutions cannot be computed by the
method of [7], as the class of transformations it uses is limited
to transition splitting.
B. 8-Way Sequencer
Sequencers are among the standard “building blocks” of cir-
cuits produced from hardware description languages like BALSA
and TANGRAM. The “parent” handshake at port initiates eight
sequentially ordered “child” handshakes at ports . Then
the parent handshake completes, and the cycle continues. (The
completion of the last “child” handshake is reshuffled with the
completion of the “parent” handshake for an early acknowledge-
ment at port .) Fig. 2 shows the unfolding prefix of the STG
specifying an 8-way sequencer with seven conflict cores.
Intuitively, at least three bits of additional memory are needed
to implement this specification (by counting how many of the
eight “child” handshakes have been executed so far), so the CSC
conflicts cannot be resolved by insertion of fewer than three
signals. However, it is not trivial to find a solution using only
three additional signals—in fact, PETRIFY’s solutions has four
new signals. MPSAT was able to find a fully concurrent solution
with three signals shown in Fig. 2 by dotted lines. Note that to
accomplish this the signal is set and reset twice in each
cycle.
3 Available from www.cs.chalmers.se/Cs/Research/FormalMethods/Min-
iSat/Main.html.
Fig. 2. Unfolding prefix of an STG modeling an 8-way sequencer, showing 7
cores and a fully concurrent solution with 3 new signals.
Finding a solution with three signals is only possible by ana-
lyzing multiple cores; the method of [7] cannot find such a so-
lution because it analyzes just a single violation trace on each
iteration—in fact, it needed four signals to resolve the CSC con-
flicts in this case study.
C. Assorted Small Benchmarks
Table II compares the three methods for resolving CSC con-
flicts: the state-space based approach implemented in PETRIFY,
the ILP approach of [7] (with post-processing removing redun-
dant signals) and the one proposed in this paper, on a number
of assorted small benchmarks from [7]. The meaning of the
columns in the table is as follows (from left to right): the
name of the problem; the number of places, transitions, and
input and output signals in the original STG; the number of
signals inserted by PETRIFY, the ILP approach of [7] and the
approach proposed in this paper; and the number of literals
in the final complex-gate implementations produced by the
three approaches (the smallest numbers are highlighted). The
numbers in the “Pfy” and “ILP” columns are as reported in [7],
and, for consistency with [7], PETRIFY was used to synthesise
the STGs after the CSC conflicts were resolved.
One can see that in all cases the number of inserted by
MPSAT signals was smaller or the same compared with the
other methods, and also it produced smaller implementations
(about 8.8% improvement over PETRIFY).4
D. Scalable Benchmarks
We also compared the described method with PETRIFY (the
ILP tool of [7] was not available from the authors) on two
groups of scalable benchmarks modeling pipelines weakly
synchronized without arbitration (PPWK ) and with
arbitration (PPARB ). They are the benchmarks from
the corresponding series used in [14], with the latter series
modified by ‘factoring out’ the arbiter into the environment to
ensure output-persistency. In these two series of benchmarks
all the signals except the arbiter’s grants in PPARB are
considered outputs, i.e., the control logic is designed as a closed
4Two different sets of weights in the cost function were used to produce the
numbers in the two ‘SAT’ columns: in the former the cost function was aimed
at minimizing the number of inserted signals (the literals were not taken into
account and not reported), whereas in the latter it was aimed at minimizing the
number of literals in the final implementation (the signals were not taken into
account and not reported).
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TABLE II
EXPERIMENTAL RESULTS: ASSORTED SMALL STGS
Fig. 3. STGs modeling two weakly synchronized pipelines (a) without arbi-
tration and (b) with arbitration. The dashed arcs show how to resolve encoding
conflicts using concurrency reduction.
circuit. The inputs are inserted after the synthesis is completed,
by breaking up some outputs and inserting the environment
into the breaks, thus forming handshakes (sometimes with an
inverter attached to the output if the environment acts as an
active port). Fig. 3 illustrates these two types of STGs.
The results for these two groups are summarized in Table III,
where the meaning of the columns is the same as in Table II,
except that the sizes of the corresponding finite and complete
prefixes (in terms of the numbers of conditions and events) are
given in the forth column and the runtimes (in seconds) are now
reported in the last three columns (for MPSAT, the runtimes for
signal and literal optimization are reported separately). We use
“mem” if there was a memory overflow. It also should be noted
that since PETRIFY was not able to synthesise some of the re-
sulting STGs, they were synthesised with the unfolding-based
technique described in [15], that is implemented in MPSAT.
One can see that on these benchmarks PETRIFY and MPSAT
were very close in terms of the number of inserted signals
TABLE III
EXPERIMENTAL RESULTS: SCALABLE PIPELINES
Fig. 4. VME bus controller: resolving the encoding conflict with the help of
one of the concurrency reductions shown by the dashed arcs.
and the number of literals. However, in terms of runtime and
memory consumption MPSAT was clearly superior: in some
cases the runtime differed by orders of magnitude, and the cases
which were intractable for PETRIFY due to memory overflow
were solved by MPSAT relatively easily.
It should be noted that, depending on whether signals or lit-
erals are minimized, MPSAT’s runtimes can differ significantly
on the same benchmark. This can be explained by the fact that in
the former case many of the parameters of the cost function (viz.
the estimated delay, the total number of syntactic triggers of all
output and internal signals, the number of inserted transitions,
the numbers of inputs and outputs which are not ‘locked’ with
the newly inserted signal) are not taken into account (resulting in
a considerable shortening of the SAT instance), whereas in the
latter case only the estimated delay is not taken into account.
VI. RESOLUTION OF ENCODING CONFLICTS USING
CONCURRENCY REDUCTION
Another way of resolving the encoding conflict in the VME
bus controller example is by eliminating the concurrency
between either and or and , as
shown by the dashed arcs in Fig. 4. These transformations
“drag” either or and into the conflict core,
destroying it. [In effect, state becomes unreachable, cf.
Fig. 1(b).] The general ways of eliminating CSC conflict cores
by “dragging” existing events into the core are illustrated in
Fig. 5(b) and (c) (see [28] for more details).
The former concurrency reduction yields an implementation
with 10 literals, and the latter with only 7 literals, which com-
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Fig. 5. (a) Concurrency reduction       and (b), (c) core elimination by
concurrency reduction.
pares rather favorably with the implementations given in Table I,
especially with fully concurrent ones. Of course, this comes at
the price of sequentializing the STG, in particular the second
concurrency reduction makes wait for an input transi-
tion, which might adversely affect the performance.
In practice it is often the case that concurrency reduction pro-
duces smaller circuits, which may also be faster due to simplifi-
cation of the gates (even though the system manifests less con-
currency, its events take less time to fire). Hence, the common
belief that more concurrency increases the performance is ques-
tionable in this context. In a highly concurrent specification, al-
most all combinations of signal values are reachable, and thus
Boolean minimizers cannot efficiently exploit the “don’t care”
values, which results in large and slow gates in the final im-
plementation. Moreover, transitions of the newly inserted sig-
nals delay output transitions, increasing thus the latency of the
final circuit. Concurrency reduction can increase the number of
unreachable states, thus providing more “don’t cares” for logic
optimization. Furthermore, if an encoding conflict is solved by
concurrency reduction rather than signal insertion then no ad-
ditional gate is required to implement this signal. Thus, elimi-
nating encoding conflicts by concurrency reduction may result
in a faster and smaller circuit. On the other hand, there are situa-
tions when signal insertion produces better solutions. In general,
both concurrency reduction and signal insertion are required to
explore a larger solution space, and considering only one of
these techniques may leave out important solutions. Existing
techniques either apply concurrency reduction at the state graph
level [29], [30] or are restricted to specific net classes or use
local transformations [31] and thus restrict the design space.
Formally, given an STG, a set of its transitions , a
transition and an , a concurrency reduction
is defined as the transformation adding a new place
, which initially has tokens, the arc for each transition
and the arc , as shown in Fig. 5(a). We will write
instead of and instead of
. Note that concurrency reduction cannot add new
behavior to the system—it can only restrict it; in particular, no
new traces are added (and thus the consistency is preserved).
A. Validity
Given a concurrency reduction and a configura-
tion of the unfolding, we define
, where denotes the number of -labeled (i.e., labeled
by a transition in ) events in , and . Intuitively,
is the final number of tokens in the newly inserted
place (provided that is a configuration of the unfolding of the
modified Petri net as well), i.e., this is essentially the marking
equation (see [32]) for this place. Note that can be
negative.
In [28] a framework for unfolding-based resolution of en-
coding conflicts using concurrency reduction was developed. In
particular, a notion of correctness of a concurrency reduction
was proposed and justified. This notion is rather complicated
(note that even language equivalence does not hold), and we
do not present it in this paper. Instead, we give a slightly re-
formulated sufficient correctness condition proven in [28]. This
condition assumes weak fairness, i.e., that a transition cannot
remain enabled forever: it must either fire or be disabled by an-
other transition firing.5 In particular, this guarantees that the ex-
pected inputs eventually arrive, and thus the concurrency reduc-
tion cannot be declared invalid just because the input
fails to arrive and so the output is never produced.
In the proposition below, which is a slightly re-formulated
version of [28, Proposition 3.2], we relax the definition of a con-
figuration by allowing it to be infinite. A maximal configuration
is a configuration which cannot be extended by another event.
(Note that maximal configurations are either deadlocked or in-
finite, though not every infinite configuration is maximal.) We
also define by the set of causal predecessors of
an event . Intuitively, this proposition states that a concurrency
reduction is valid if every maximal configuration
of the unfolding of the STG is still a configuration (perhaps,
with less concurrency) of the unfolding of the modified STG,
i.e., for each instance of in , contains sufficiently many
concurrent to events with labels in , which can be executed
(without firing other instances of ) to supply the missing tokens
in the newly inserted place needed to fire .
Proposition I (Liveness): Let be a concurrency
reduction transforming a consistent, input-proper and weakly
fair STG into , such that is not a transition of an input
signal and for each -labeled event and each maximal con-
figuration of the unfolding of there is a finite set
of events with labels in concurrent to such that
. Then is a valid implementation of
.
The above liveness condition conveys that no essential
behavior is eliminated by a concurrency reduction. However,
it employs infinite objects and thus is not directly checkable;
hence the tool of [28] had to rely on human input. In this section
we propose an approximate test for this condition, which has
been implemented in the MPSAT tool. Since we work with safe
STGs, MPSAT also implements an additional validity condition
stating that the modified STG is safe. Below we separately
consider safeness and liveness.
Proposition 2 (Safeness): Let be a concurrency
reduction transforming a consistent, input-proper, weakly fair
5 Note that because of this condition, concurrency reduction cannot be per-
formed independently in subsystems, as a deadlock can be introduced. Hence, if
a concurrency reduction is performed in some subsystem, it has to be reflected
in the STGs for all the other subsystems depending on it.
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and safe STG into , such that is not a transition of an
input signal and the following conditions hold for a complete
unfolding prefix of :
(S1)
if
otherwise.
(S2) for each -labeled event .
(S3) No two -labeled events are concurrent.
(S4) for each cut-off event
with a corresponding configuration .
Then is safe.
Unfortunately, checking the liveness condition turns out to be
much more complicated. In fact, we are not aware of any tool
that can do such a check for the full class of safe Petri nets. In
particular, PETRIFY simply requires that (i) no events become
dead, and (ii) no (new) deadlocks appear [29]. One can easily
see that this test is not conservative. Below we propose a more
elaborate approximate test (it is also not conservative) based on
Proposition 1.
Let be a concurrency reduction transforming a con-
sistent, input-proper, weakly fair and safe STG into , such
that is not a transition of an input signal. Then we check that
the following conditions hold for a finite and complete unfolding
prefix of :
(L1) For each -labeled event , .
(L2) For each -labeled event , if then
every maximal configuration contains a -labeled
event concurrent to .
(L3) for each cut-off event
with a corresponding configuration .
The condition (L2) of this test resembles Proposition 1, but a
finite and complete prefix is used instead of the full (infinite) un-
folding, and a -labeled event providing a token needed for
the -labeled event to fire is required to be already in the prefix
(which is conservative). The only point when this test fails to
be conservative is the rare situation when the infinite configura-
tion in Proposition 1 is such that truncating it down to events
of the prefix results in a non-maximal (w.r.t. ) configuration,
i.e., can be disabled by some event of that is not in the
prefix. This test, though approximate, seems to work very well
in experiments (the author is not aware of any “practical” STG
where it fails, though artificial examples can be constructed).
B. Computing Valid Concurrency Reductions
One can see that the naïve approach enumerating all the con-
currency reductions and filtering them using the safeness and
liveness tests described above is not satisfactory because of the
combinatorial explosion in the number of possible concurrency
reductions (as can be any non-empty set of transitions). In
practice relatively few reductions are valid, and below we de-
scribe a method of efficiently computing them using incremental
SAT. This method works in two stages. First, concurrency re-
ductions satisfying (S1)–(S4), (L1) and (L3) are computed using
incremental SAT. Then the condition (L2) is checked for each
of these reductions using another incremental SAT run. We now
explain these two stages in more detail.
Stage 1: For each transition , the valid concurrency reduc-
tions of the form are computed separately. In useful
concurrency reductions, each transition should be con-
current to , denoted , i.e., some reachable marking should
concurrently enable and . We denote by the set of tran-
sitions concurrent to (since the STG is consistent, cannot
hold, i.e., ), and will be a subset of . Note that can
be easily computed using the prefix.
In the SAT instance formulated as the conjunction of con-
straints given below, we create a variable tracing whether
for each transition . Any satisfying assignment
of this SAT instance will correspond to the concurrency re-
duction for which .
• :
• (S1):
if
otherwise.
where is the set of transitions which have in-
stances not preceded by an instance of , and is the vari-
able tracing the value of .
• (S2): for each -labeled event . We
define and ,
and provide a modulo-2 formulation of this constraint:
Also, the following defining constraint is added for each
occurring in the SAT instance:
#
• (S3): no two transitions in can be concurrent:
• (L1): For each -labeled event , . We
conservatively replace this constraint by
and use a modulo-2 formulation:
where is the set of -labeled events.
• (S4) (L3): For each cut-off event with the corresponding
configuration , . Again, we
use the modulo-2 formulation:
The constraints follow the safeness and liveness conditions
(except (L2), which is checked separately), and the only poten-
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tial problem is the use of the modulo-2 formulation for some of
the constraints. One can show that such a formulation is never-
theless equivalent to the original one.
To further improve the efficiency of the method, a constraint
requiring that a concurrency reduction is potentially useful (i.e.,
it resolves some conflict core) is also added.
Stage 2: Once all useful concurrency reductions satisfying
(S1)–(S4), (L1) and (L3) are computed, the condition (L2) is
separately checked for each of them. (L2) holds for
iff for each instance of such that , the
SAT instance described below is unsatisfiable (unfortunately,
this condition cannot be incorporated into the SAT instance gen-
erated at the first stage).
Intuitively, any satisfying assignment of this instance cor-
responds to a maximal configuration of the prefix demon-
strating a violation of (L2). This SAT instance has for each
event of the prefix a variable tracing whether ,
i.e., for every satisfying assignment , the set of events
is a configuration demonstrating the violation of
(L2). It is formed as the conjunction of the following constraints:
• is a configuration of the prefix (not just an arbitrary set
of events). Note that is allowed to contain cut-off events.
This condition can be defined as
The first part of this formula is basically a set of implica-
tions ensuring that if then its immediate predeces-
sors are also in , i.e., is downward closed. The second
part ensures that contains no choices.
• is a maximal configuration of the prefix, i.e., it cannot
be extended by any event of the prefix.
Intuitively, this constraint conveys that some predecessor
of is not in or either or some event that is in the choice
relation with is in , and so cannot be extended by .
• , i.e., . This constraint is expressed simply
as .
• contains no -labeled events concurrent to :
where is a set of -labeled events of the prefix concur-
rent to .
One can observe that the first two constraints do not depend
on or , and so the corresponding parts of the SAT instance do
not depend on the concurrency reduction being tested. Further-
more, the remaining constraints are comprised of unit clauses
only. These observations turn out to be very useful for imple-
menting this test using incremental SAT. Indeed, this test has
to be performed for all the concurrency reductions produced by
the first incremental run checking the conditions (S1)–(S4), (L1)
and (L3). We can again employ the incremental SAT and use the
fact that the individual SAT instances share a large common part
(the first two constraints), and differ only by unit clauses (the
remaining two constraints). As MINISAT2 treats unit clauses in
a special way, allowing to remove them during the incremental
SAT without having to regenerate the SAT instance, testing (L2)
can be efficiently implemented.
C. Implementation
The described technique has been implemented in the
tool MPSAT. A cost function similar to the one described in
Section III for signal insertions was used. On every iteration of
the encoding conflict resolution procedure, the best according
to the cost function transformation (a signal insertion or a
concurrency reduction) is chosen and applied to the STG, until
all the encoding conflicts are resolved.
The conducted experiments showed that using concurrency
reduction in addition to signal insertion can significantly im-
prove the area of the circuit, with a relatively small performance
penalty. For example, MPSAT was able to reduce the total area of
the small assorted benchmarks in Table II down to 482 literals.
However, during these experiments the following phenomenon
was observed. It turns out that increasing the weight of the ‘lock’
relation component of the cost function almost always results in
reducing the area of the circuit (this is not the case if only signal
insertions are used). This indicates that area optimization is not a
well-posed problem if concurrency reduction is allowed,6 as the
tool tries to reduce the area by sequentializing the circuit. This
problem can be alleviated by adding further constraints (e.g., by
jointly optimizing latency and area), and we leave it for future
investigation.
VII. CONCLUSIONS AND FUTURE WORK
This paper proposes a new method for resolution of CSC con-
flicts based on STG unfoldings. The problem is re-formulated in
terms of Boolean satisfiability, and a tunable heuristic cost func-
tion is used to guide the design space exploration toward good
solutions.
The presented case studies demonstrate that the proposed ap-
proach explores a large design space and is able to find inter-
esting solutions which could not be found by other methods;
moreover, the experimental results show that it is quite fast and
results in high quality circuits.
As it was mentioned in the introduction, the proposed ap-
proach is intended to be used in conjunction with STG decom-
position. This work is completed now, and the results are very
encouraging [9].
In future work, we intend to make the liveness test for concur-
rency reductions conservative and to improve the cost function
so that concurrency reductions are treated in a more sensible
way. Moreover, some other improvements to the cost function
are possible, e.g., based on the ideas described in [7], [24]. Also,
compositional synthesis in the presence of concurrency reduc-
tion needs further investigation.
6 Recall the well-known anecdote about linear programming being used to
solve the problem of finding a cheapest ration containing the recommended
amounts of all the nutrients, with the computed solution containing several liters
of vinegar.
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APPENDIX
Proof of Proposition 2 (Safeness): Suppose is not safe.
Then there is a configuration in the (full) unfolding of such
that . Due to the completeness of the prefix
and (S4), one can assume that is in the prefix. W.l.o.g.,
is minimal w.r.t. , and, due to (S1), . Hence the set
of causally maximal events of is not empty, and all
these events have labels in . However, due to (S2)
and due to (S3), a contradiction.
Proof that the modulo-2 formulation of the check of (S1)–(S4),
(L1) and (L3) is equivalent to the original one: It is easy to see
that if some equality holds, it also holds modulo-2, so the “in-
teresting” direction of the proof is to show that if a concurrency
reduction satisfies the modulo-2 formulation then it
also satisfies the original one.
For the sake of contradiction, suppose that satis-
fies the modulo-2 formulation but not the original one. Hence
there must be a causally minimal bad event such that either
is U-labelled and but or is -la-
belled and but . Let in
the former case and in the latter case. Then in either
case , but , i.e.,
\ .
Let , where
is a function which, given a configuration and a set of tran-
sitions , returns the minimal (w.r.t. ) configuration
such that all the -labelled events of are in . Then
, and so as
and \ due to .
Moreover, since the - and -labelled events are ordered in
(due to (S3) and non-self-concurrency of ), is either (i) [ ]
or (ii) [ ] or (iii) for some -labelled event and
-labelled event . In the latter case can be iteratively re-
placed by \ , until a configuration
of the form (i) or (ii) is obtained. Note that
\ , in particular .
In case (i), \ . Since
the modulo-2 formulation is true, , and so
. Hence ,
, i.e., is a bad event causally preceding ,
contradicting the minimality of .
In case (ii), \ and so
, since and \
due to . Hence is a bad event
causally preceding , contradicting the minimality of .
Hence the modulo-2 formulation is equivalent to the original
one.
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